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Abstract—The performance of the code generated by a com-
piler depends on the order in which the optimization passes
are applied. In high-level synthesis, the quality of the generated
circuit relates directly to the code generated by the front-end
compiler. Choosing a good order–often referred to as the phase-
ordering problem–is an NP-hard problem. In this paper, we
evaluate a new technique to address the phase-ordering problem:
deep reinforcement learning. We implement a framework in the
context of the LLVM compiler to optimize the ordering for HLS
programs and compare the performance of deep reinforcement
learning to state-of-the-art algorithms that address the phase-
ordering problem. Overall, our framework runs one to two orders
of magnitude faster than these algorithms, and achieves a 16%
improvement in circuit performance over the -O3 compiler flag.
I. INTRODUCTION
Compilers execute optimizations to transform programs into
more efficient forms to run on various hardware targets. Differ-
ent phase orderings can generate different low level codes that
significantly differ in performance. Multiple machine learning
approaches have been proposed to overcome this challenge.
Recent advancements in deep reinforcement learning (RL) [1]
offer opportunities to address the phase ordering challenge. In
RL, a learning agent observes the state of the environment,
and takes an action based on this observation. The goal of
the RL agent is to compute a policy–a mapping between the
environment states and actions–that maximizes a long-term
reward. In this work, we focused on two RL algorithms: Policy
Gradient (PG) and Deep Q-Network (DQN).
II. OUR FRAMEWORK AND RESULTS
We developed analysis passes to extract 56 static features
from the LLVM program intermediate representation, such
as the number of basic blocks, branches, and instructions of
various types. We represent the states in RL either with these
features or a histogram of applied passes. Both representations
are effective. We use the number of clock cycles reported
by the HLS profiler from LegUp [2] as the performance
metric. Success is defined as learning a sequence of passes
that performs better than -O3 within a reasonable time. We
use 12 HLS benchmarks for evaluation taken from CHstone [3]
and LegUp examples. We ran DQN and PG, and compared it
against random search, greedy algorithms, genetic algorithms,
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Fig. 1. Circuit speedup of various algorithms compared to No-Opt with
sequence length of 3, 12, and 24.
and -O3. Figure 1 shows the circuit speedup for various
algorithms with sequence lengths of 3, 12, and 24. Little
improvement is observed by increasing the number of applied
passes from 12 to 24. Overall, RL and Genetic algorithms
achieve the highest circuit speedups – 16% better than -O3.
While RL and Genetic algorithms achieved similar perfor-
mance, RL runs 3× faster. Furthermore, a trained RL agent
could be used to find optimal passes for other programs with
little retraining and further improves the algorithm runtime.
III. CONCLUSION
In this work, we explore a novel deep RL based approach
to improve performance of HLS designs by optimizing the
compiler phase ordering. Our preliminary results show that
RL techniques achieve 16% better results than traditional -O3.
Such improvement requires only a few minutes of training.
Future work includes improving generalization in RL.
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